
April 11, 2019, 9 am - 12 noon	FINAL EXAM
	PAGE NO.: 1 of 7
DEPARTMENT & COURSE NO.: PHYS 2610	TIME: 3 hours
EXAMINATION: Circuit Theory and Introductory Electronics	EXAMINER: W Ens


One letter-sized sheet of notes (both sides) is permitted. Questions 4 and 7 are worth 15 marks. All the others are worth 10. The total is 100.

10 marks 1. (a) In the circuit shown below left, what is the current in  $R_3$  if  $\frac{R_1}{R_4} = \frac{R_2}{R_5}$ ?

- (b) In the same circuit, what is the equivalent resistance between points A and B if  $\frac{R_1}{R_4} = \frac{R_2}{R_5}$ ?
- (c) For the circuit shown below right, what would a voltmeter with a 1 M $\Omega$  input resistance read across  $V_{out}$  if (i)  $R = 1 \text{ k}\Omega$ , and if (ii)  $R = 1 \text{ M}\Omega$




10 marks 2. For the band pass filter shown below, sketch the gain in dB as a function of the log of the angular frequency  $\omega$  (in rad/s). Make the sketch to scale on the graph provided. Use  $C_1 = 1 \mu F$ ,  $R_1 = 1 k\Omega$ ,  $C_2 = 100 pF$  and  $R_2 = 10 k\Omega$ . Take  $R_4 = 0$ , so the op amp simply acts as a voltage follower allowing the two RC filters to be treated independently.




April 11, 2019, 9 am - 12 noon	FINAL EXAM
	PAGE NO.: 2 of 7
DEPARTMENT & COURSE NO.: PHYS 2610	TIME: 3 hours
EXAMINATION: Circuit Theory and Introductory Electronics	EXAMINER: W Ens


<sup>10</sup> marks 3. For the RLC circuit shown, find the Thevenin equivalent circuit if L = 100 mH,  $R = 400 \Omega$ ,  $C = 1 \mu$ F, and the input is sinusoidal with an angular frequency of 2000 rad/s and an amplitude of 10 V. What load impedance will ensure maximum power transfer? What is the equivalent circuit at resonance?



15 marks 4. Sketch the output waveforms expected when a 100 Hz, 10 V (peak) sine wave is applied to the circuits (a) and (b) below. Specify important voltage levels and time scales. The input is on the left and the output is on the right.




(c) Sketch the output waveform to scale for the following circuit with the input as shown.



April 11, 2019, 9 am - 12 noon	FINAL EXAM
	PAGE NO.: 3 of 7
DEPARTMENT & COURSE NO.: PHYS 2610	TIME: 3 hours
EXAMINATION: Circuit Theory and Introductory Electronics	EXAMINER: W Ens

10 marks 5. (a) Design an H-biased common emitter amplifier circuit with a gain of 5, that will set a reasonable operating point for a transistor with the characteristics shown below. What is the approximate maximum input signal amplitude that can be used before the output is clipped or distorted?


(b) How would you change the biasing to use the same transistor in an emitter follower amplifier?




<sup>10 marks</sup> 6. Draw a simplified ac equivalent circuit for the amplifier of question 5a, and estimate the midband voltage gain and input and output impedances. Use  $r_{be} = 1 \text{ k}\Omega$ . How would the gain and input impedance change if a bypass capacitor were used across the emitter resistor?

April 11, 2019, 9 am - 12 noon	FINAL EXAM
	PAGE NO.: 4 of 7
DEPARTMENT & COURSE NO.: PHYS 2610	TIME: 3 hours
EXAMINATION: Circuit Theory and Introductory Electronics	EXAMINER: W Ens

<sup>15 marks</sup> 7. (a) Find the complex gain for the following circuit when  $\omega = 1/R_2C_2$ .




(b) When the open loop gain of an op amp is considered to be finite, the gain of the inverting amplifier below is given by  $a = \frac{-a_0 R_2}{R_1 + R_2 + a_0 R_1}$ . Suppose the magnitude of the gain decreases by 3 dB from its dc value at a frequency of 100 kHz when  $R_2 = 1.0 \text{ k}\Omega$ . What will be the 3-dB frequency for  $R_2 = 100 \text{ k}\Omega$ ? Assume the open loop gain decreases at 20 dB per decade.



(c) Design an op-amp circuit that will take the derivative of one signal and add it to the integral of a second signal. It is not necessary to specify component values.


<sup>10 marks</sup> 8. (a) A half adder takes two inputs (A, B) and generates two outputs  $(A \cdot B, A \oplus B)$ . Using  $A \oplus B = \overline{A + B} + A \cdot B$ , show how to implement a half adder using 3 gates selected from AND, NAND, OR, and NOR. A full adder takes three inputs (A, B, C) and provides two outputs  $(A \oplus B \oplus C, A \cdot B + A \oplus B \cdot C)$ . Show how to implement a full adder using 7 gates.

(b) Write the truth table for the following gate schematic. (*P* is called the parity.)




April 11, 2019, 9 am - 12 noon	FINAL EXAM
	PAGE NO.: 5 of 7
DEPARTMENT & COURSE NO.: PHYS 2610	TIME: 3 hours
EXAMINATION: Circuit Theory and Introductory Electronics	EXAMINER: W Ens

10 marks 9. (a) Initially R = S = Q = 0V on the RS flip flop shown below. At time t = 0, S goes to 1. Sketch  $v_A$  as a function of time.



(b) Identify the function of each of the following gates.



The End

April 11, 2019, 9 am - 12 noon	FINAL EXAM
	PAGE NO.: 6 of 7
DEPARTMENT & COURSE NO.: PHYS 2610	TIME: 3 hours
EXAMINATION: Circuit Theory and Introductory Electronics	EXAMINER: W Ens

## PHYS 2610: Final Exam Formula Sheet 2017


Current:  $i = \frac{dq}{dt} = \int \mathbf{J} \cdot \vec{da}$ Steady state:  $\frac{di}{dt} = 0$ ;  $\oint \mathbf{J} \cdot \vec{da}$ Ohm's law:  $\mathbf{J} = \sigma \mathbf{E} = \frac{\mathbf{E}}{\rho} \Rightarrow v = iR$  with  $R = \rho \ell / A$  Current density:  $\mathbf{J} = ne\vec{v}_d$ Gauss's law:  $\oint \mathbf{E} \cdot \vec{da} = q_{net} / \varepsilon_0$ Electric potential and potential energy: V = U/q; dU = qdVPotential difference and emf:  $\int_{a}^{b} \mathbf{E} \cdot \vec{dl} = -(V_{b} - V_{a}); \ \oint \mathbf{E} \cdot \vec{dl} = 0$ Power: P = viCapacitor: q = CV,  $U = q^2/(2C)$ Solution to  $\frac{dy}{dx} + ax = b$  has the form  $y = Ae^{-ax} + b/a$ Faraday's law:  $\mathcal{E}_{ind} = \int_{a}^{b} \mathbf{E} \cdot \vec{dl} = -\frac{d}{dt} \int \mathbf{B} \cdot \vec{da} = -L \frac{di}{dt}$ Inductor:  $\mathcal{E} = L \frac{di}{dt}$ Magnetic field of ideal solenoid:  $B = \mu_0 nI$ Euler's formula:  $e^{j\theta} = \cos\theta + j\sin\theta$ Complex impedance:  $Z = R + jX = |Z|e^{j\phi}$ ;  $\tilde{v} = Z\tilde{i}$ ;  $v = \text{Re}(\tilde{v}) = V\cos\omega t$ Capacitive impedance:  $Z_C = -jX_C = \frac{1}{i\omega C}$ Inductive impedance:  $Z_L = jX_L = j\omega L$ Parallel impedance:  $\frac{1}{Z} = \sum \frac{1}{Z_i}$ Series impedance:  $Z = \sum Z_i$ Voltage gain:  $a = \frac{v_{out}}{v_{in}}$ Gain in dB:  $G_{dB} = 20\log \left| \frac{v_2}{v_1} \right|$ Q Factor:  $Q = \omega_0 L/R$ 

April 11, 2019, 9 am - 12 noon	FINAL EXAM
	PAGE NO.: 7 of 7
DEPARTMENT & COURSE NO.: PHYS 2610	TIME: 3 hours
EXAMINATION: Circuit Theory and Introductory Electronics	EXAMINER: W Ens
Schockley diode equation: $I = I_s(e^{eV/\eta kT}-1)$ ; $\eta$ is the ideality factor ~ 2 for Si	
Bipolar transistor current gains: $\alpha = \frac{I_C}{I_E}$ ; $\beta = \frac{I_C}{I_B}$	
DeMorgan's theorems: $\overline{A + B} = \overline{A} \cdot \overline{B}; \ \overline{A \cdot B} = \overline{A} + \overline{B}; \ A \cdot B = \overline{\overline{A} + \overline{B}}; \ A + B$	$R = \overline{\overline{A} \cdot \overline{B}}$
Half adder: $S = A \oplus B$ ; $C = A \cdot B$	
Full adder: $S_n = A_n \oplus B_n \oplus C_{n-1}$ ; $C_n = A_n \cdot B_n + C_{n-1} \cdot (A_n \oplus B_n)$	
Ones' complement: complement each bit	
Two's complement: one's complement plus 1	

# Phys2610 (2019) Final Exam solutions

rilys2010 (2019) rillar Exam solutions			
1. (a) In the circuit shown below left, what is the current in $R_3$ if $\frac{R_1}{R_4} = \frac{R_2}{R_5}$ ?			
(b) In the same circuit, what is the equivalent resistance between points A and B if $\frac{R_1}{R_4} = \frac{R_2}{R_5}$ ? (c) For the circuit shown below right, what would a voltmeter with a 1 M $\Omega$ input resistance read across $V_{out}$ if (i) $R = 1 \text{ k}\Omega$ , and if (ii) $R = 1 \text{ M}\Omega$			
$V = C R_1 \land I_1 \land I_2 \land I_$			
(a) With Rs removed, $V_{c=V} \frac{R_{4}}{R_{1}+R_{4}} = V \frac{1}{1+R_{4}/R_{1}} + V_{D} = V \frac{1}{1+R_{5}/R_{2}}$			
$\implies V_{c} = V_{D}  if  \frac{R_{y}}{R_{i}} = \frac{R_{S}}{R_{c}} \qquad $			
(Note the Therein voltage between C+D with R3 removed is Vik=Vc-VD=O)			
(b) If I3=0, R3 can be ignored => RAR= (R.+R4)//(R2+R5) [1]			
R3 can also be shorted => RAB = R, //R2 + R4//R5 [2]			
Lithe result, without simplification is good for full credit, but both reduce to the same simpler expression using $\frac{R_1}{R_4} = \frac{R_2}{R_5}$			
$[1] = (R_1 + R_4) / (R_2 + R_5) = (\frac{1}{R_1 + R_4} + \frac{1}{R_2 + R_5})  but  R_2 + R_5 = \frac{1}{R_2 + R_2 R_4 / R_1} = \frac{R_1}{R_2 (R_1 + R_4)}  using R_5 = R_1$	22R4/R,		
$So RAG = \left(\frac{R_{\perp}+R_{\perp}}{R_{\perp}(R_{\perp}+R_{\perp})}\right)^{-1} = \frac{R_{\perp}(R_{\perp}+R_{\perp})}{R_{\perp}+R_{\perp}}$			
$\begin{bmatrix} 2 \end{bmatrix} = R_1/ R_2 + R_4/ R_5 = \frac{R_1R_2}{R_1 + R_2} + \frac{R_4R_5}{R_4 + R_5}  lut  \frac{R_4R_5}{R_4 + R_5} = \frac{R_4R_2R_4}{R_4 + R_2R_4} = \frac{R_2R_4}{R_4 + R_2}  ming  R_5 = R_2R_4/R_1$			
$S = R_{AB} = \frac{R_2 (R_1 + R_2)}{R_1 + R_2}$			
(C) (i) V $V_{out} = \frac{1}{2} (12v) = 6V$ V $V_{out} = \frac{1}{2} (12v) = 6V$ V $V_{out} = \frac{1}{100} \frac{1}{100} = \frac{999}{1999} = 5.997V$			
(i) V $R = 1M_{SL}$ Vont = Vin $\frac{R/R}{R + R/R} = Vin \frac{R/2}{3/2R} = \frac{Vin}{3} = \frac{4V}{3}$			


2. For the band pass filter shown below, sketch the gain in dB as a function of the log of the angular frequency  $\omega$  (in rad/s). Make the sketch to scale on the graph provided. Use  $C_1 = 1 \mu F$ ,  $R_1 = 1 k\Omega$ ,  $C_2 = 100 pF$  and  $R_2 = 10 k\Omega$ . Take  $R_4 = 0$ , so the op amp simply acts as a voltage follower allowing the two RC filters to be treated independently.




3. For the RLC circuit shown, find the Thevenin equivalent circuit if L = 100 mH,  $R = 400 \Omega$ ,  $C = 1 \mu$ F, and the input is sinusoidal with an angular frequency of 2000 rad/s and an amplitude of 10 V. What load impedance will ensure maximum power transfer? What is the equivalent circuit at resonance?  $-\parallel_{c}$ Ni=Viejut •••00) L output Theremin voltage = open ect output = N: R where  $Z = R + j(wh - 1/wc) = |Z| e^{j\theta}$ where  $|Z| = \sqrt{R^2 + (\omega L - 1/\omega c)^2} + \tan \theta = \frac{\omega L - 1/\omega c}{R}$ So  $N_{th} = \frac{V_{i}R}{|Z|} e^{j(\omega t - \theta)}$ Using the given Valuer, XL= WL = (2000)(100×10<sup>3</sup>) 52 = 20052 XC= 1/WC = 1/(2000)(10<sup>4</sup>) 52 = 50052 40 |2| = VR2 + (X-X) = V402 + (200-500) = 500 s  $\Phi = \arctan \frac{\chi_{L-\chi_{L}}}{R} = \arctan \left(\frac{-300}{400}\right) = -37^{\circ} - 0.643 \text{ rad}$ so  $V_{1k} = (8V) e^{j(\omega t + 0.643)}$  (magnitude is enough for full credit) Therein Impedance = resistance with voltage source replaced by a shot ect. = R//j(wL-wC) Using the given value, g = 40052// j(-3005) = -120000 j 52 = -1.2k j (4+3j) 52 400-300 j 52 = -1.2k j (4+3j) 52 = 3.6h - 48k; sz = 144-192; sz J= J# = 144+192j S2 Max power hanger: XL=XC => Resonance . No NO Then Noth = No = No ) eg't cet: ON#=No and 3th = R/10 = 0


4. Sketch the output waveforms expected when a 100 Hz, 10 V (peak) sine wave is applied to the circuits (a) and (b) below. Specify important voltage levels and time scales. The input is on the left and the output is on the right.









(c) Sketch the output waveform to scale for the following circuit with the input as shown.





5. (a) Design an H-biased common emitter amplifier circuit with a gain of 5, that will set a reasonable operating point for a transistor with the characteristics shown below. What is the approximate maximum input signal amplitude that can be used before the output is clipped or distorted?



(b) How would you change the biasing to use the same transistor in an emitter follower amplifier?

6. Draw a simplified ac equivalent circuit for the amplifier of question 5a, and estimate the midband voltage gain and input and output impedances. Use  $r_{be} = 1 \text{ k}\Omega$ . How would the gain and input impedance change if a bypass capacitor were used across the emitter resistor?


$$\frac{l_{k} R_{ke}}{R_{k}} = \frac{R_{k}}{R_{k}} = \frac{R_{k}}{ckR_{k}} = \frac{R_{k}}{R_{k}} \rightarrow \alpha = -5 \quad (k_{k} dargen)$$

$$\frac{darn'}{darm} = \frac{dT_{k}}{ckR_{k}} = \frac{-R_{k}}{ckR_{k}} + \alpha = -5 \quad (k_{k} dargen)$$

$$\frac{darn'}{darm} = R_{k} / R_{k} / (R_{k} + R_{k}) R_{k} = R_{k} \rightarrow \alpha = -5 \quad (k_{k} dargen)$$

$$\frac{darn'}{darm} = R_{k} / R_{k} / (R_{k} + R_{k}) R_{k} = R_{k} \rightarrow R_{k} - 5 \quad R_{k} = \frac{R_{k}}{R_{k}} = \frac{$$

7. (a) Find the complex gain for the following circuit when  $\omega = 1/R_2C_2$ .




$$V_{in} = N_{+} = N_{-} = \frac{N_{out} R_{1}}{R_{1} + 32} \qquad \text{where } g_{2} = R_{2} / (\frac{1}{3} \omega c_{2})$$

$$= \frac{-3R_{2}^{2}}{R_{2} - jR_{2}} = \frac{R_{2}}{1 + j}$$

$$= a = \frac{N_{out}}{N_{in}} = \frac{R_1 + R_2/(1+3)}{R_1} = \left[1 + \frac{R_2}{R_1(1+3)}\right]$$

$$\sigma = 1 + \frac{R_2(1-j)}{R_1 2} = \left(1 + \frac{R_2}{2R_1}\right) - j\left(\frac{R_2}{2R_1}\right)$$

(b) When the open loop gain of an op amp is considered to be finite, the gain of the inverting amplifier below is given by  $a = \frac{-a_0 R_2}{R_1 + R_2 + a_0 R_1}$  Suppose the magnitude of the gain decreases by 3 dB from its dc value at a frequency of 100 kHz when  $R_2 = 1.0 \text{ k}\Omega$ . What will be the 3-dB frequency for  $R_2 = 100 \text{ k}\Omega$ ? Assume the open loop gain decreases at 20 dB per decade.



(2) Next, find the open loop gain at the 3-dB freq. (fr) with 
$$R_2 = 100 \text{ ks}$$
  
For  $R = 100 \text{ ks}$ , the dc gain is  $a_{3c} = -\frac{R_2}{R_1} = -100$   $-7 a = \frac{-100}{52} \text{ at fr}$   
As from  $\frac{100}{52} = \frac{a_0R_2}{R_1 + R_2 + a_0R_1} = \frac{a_{0100}}{1 + 100 + a_0}$  (using  $R_2 = 100 R_1$ )  
Solving for  $a_0$ ,  $a_0 + 101 = \sqrt{2} a_0 \Rightarrow a_0(\sqrt{2} - 1) = 101 \Rightarrow a_0 = 244$ 


(3) Find the 3-dB freq (fr) in step 2  
Since Ro decreases at 202B / decade, 20 log (ao) = A - 20 log(f)  
AD 20 log (aor) - 20 log (aor) = 20 log fr - 20 log fr  


$$aor = \frac{f_1}{aor} \implies f_2 = f_1 \left(\frac{aor}{aor}\right) = 100 \text{ kHz} \left(\frac{4.82}{244}\right) \implies f_2 = 1.97 \text{ kHz}.$$


(c) Design an op-amp circuit that will take the derivative of one signal and add it to the integral of a second signal. It is not necessary to specify component values.


CA -1 RACA SNAdt RA Nac m RB 1B CB an 1 NBO NAdt + RECE NB RACA 1  $-R_{B}C_{B} \stackrel{d}{=} N_{B}$ -0 4 Ŧ


8. (a) A half adder takes two inputs (A, B) and generates two outputs  $(A \cdot B, A \oplus B)$ . Using  $A \oplus B = \overline{\overline{A + B} + A \cdot B}$ , show how to implement a half adder using 3 gates selected from AND, NAND, OR, and NOR. A full adder takes three inputs (A, B, C) and provides two outputs  $(A \oplus B \oplus C, A \cdot B + A \oplus B \cdot C)$ . Show how to implement a full adder using 7 gates.
















(b) Write the truth table for the following gate schematic. (*P* is called the parity.)




	$D_0$ $D_1$ $D_2$ $D_3$	DODI	D2 @ D3	$P = (D_{\mathcal{A}} \oplus D_1) \oplus (D_{\mathcal{A}} \oplus D_3)$
0	0000	0	0	0
1	0001	0	l.	1
2	0010	0	1	
3	0011	0	0	0
Ч	0 1 0 0	1	0	
5	0101	I.	1	6
6	0110	T	1	0
7	0111	1	Ø	
8	1000		0	
9	1001	1	I	0
10	(010	1	T	0
()	10(1	I	6	
12	1100	D	0	0
13	(   0	0	T	1
14	1110	0	I.	
15	(1)(1)	0	D	0
	· ·			

9. (a) Initially R = S = Q = 0 V on the RS flip flop shown below. At time t = 0, S goes to 1. Sketch  $v_A$  as a function of time.



Initially, the transfor is off (Q=0), so the circuit can be represented an:



Then the capacitor will discharge from + 5V to ground through the Ika resister.

T

(b) Identify the function of each	of the following gates.				
		+6V			
<b>Υ +5v</b> Ο	+5 V +5 V +5 V				
↓ ↓	0 0 0	2N2222			
	4.7K	10К			
A BO					
$Q_{1}$	A and A'L Licha B				
	<u> </u>	4.7K }			
(a) ÷	(b) <sup>+ +</sup> (c)				
NOT	NOR	AND			
ABOUT	A B OUT A+B A+B	A B OUT A.B			
0 0 1	1 1 0 1 0	0000			
	10010	0 ( 0 0			
	01010	1000			
When A is low, Q, turn on	00101				
B -> low	R R	× 9			
Q2 > off					
OUT -> high	See part (a) A' follow A	Of both A and B are			
	B' follow B				
When A is high, Q, -> off	C Graduit	high, both transiston are on, so OUT > high			
B → high	Then if either A or B (a both) are high	and the , 10 000 7 high			
Q2-7 on		Otherwise one or both			
OVT -> low	the respective family (5) -> on				
0 + 1 + 0 + 2 + 0 + 2 + 0 + 1 + 0 + 2 + 0 + 1 + 0 + 2 + 0 + 2 + 0 + 0 + 0 + 0 + 0 + 0					
If both A & B are low, both					
trainition > off, ro					
our -> high					

